? semiconductor components industries, llc, 2009 december, 2009 ? rev. 0 1 publication order number: ntd4963n/d ntd4963n power mosfet 30 v, 44 a, single n ? channel, dpak/ipak features ? low r ds(on) to minimize conduction losses ? low capacitance to minimize driver losses ? optimized gate charge to minimize switching losses ? three package variations for design flexibility ? these devices are pb ? free, halogen free/bfr free and are rohs compliant applications ? cpu power delivery ? dc ? dc converters ? recommended for high side (control) maximum ratings (t j = 25 c unless otherwise stated) parameter symbol value unit drain ? to ? source voltage v dss 30 v gate ? to ? source voltage v gs 20 v continuous drain current r ja (note 1) steady state t a = 25 c i d 10.0 a t a = 85 c 7.2 power dissipation r ja (note 1) t a = 25 c p d 1.64 w continuous drain current r ja (note 2) t a = 25 c id 8.1 a t a = 85 c 5.8 power dissipation r ja (note 2) t a = 25 c p d 1.1 w continuous drain current r jc (note 1) t c = 25 c i d 44 a t c = 85 c 32 power dissipation r jc (note 1) t c = 25 c p d 35.7 w pulsed drain current t p =10 s t a = 25 c i dm 132 a current limited by package t a = 25 c i dmaxpkg 35 a operating junction and storage temperature t j , t stg ? 55 to +175 c source current (body diode) i s 30 a drain to source dv/dt dv/dt 6.0 v/ns single pulse drain ? to ? source avalanche energy (t j = 25 c, v dd = 50 v, v gs = 10 v, i l = 26 a pk , l = 0.1 mh, r g = 25 eas 33.8 mj lead temperature for soldering purposes (1/8? from case for 10 s) t l 260 c stresses exceeding maximum ratings may damage the device. maximum ratings are stress ratings only. functional operation above the recommended operating conditions is not implied. extended exposure to stresses above the recommended operating conditions may affect device reliability. 1. surface ? mounted on fr4 board using 1 sq ? in pad, 1 oz cu. 2. surface ? mounted on fr4 board using the minimum recommended pad size. marking diagrams & pin assignments http://onsemi.com v (br)dss r ds(on) max i d max 30 v 9.6 m @ 10 v 44 a 16 m @ 4.5 v g s n ? channel mosfet d see detailed ordering and shipping information in the package dimensions section on p age 3 of this data sheet. ordering information yww 49 63ng 1 gate 2 drain 3 source 4 drain 4 drain 2 drain 1 gate 3 source 4 drain 2 drain 1 gate 3 source yww 49 63ng yww 49 63ng y = year ww = work week 4963n = device code g = pb ? free package case 369aa dpak (bent lead) style 2 case 369d ipak (straight lead dpak) 1 2 3 4 1 2 3 4 case 369ac 3 ipak (straight lead) 1 2 3 4
ntd4963n http://onsemi.com 2 thermal resistance maximum ratings parameter symbol value unit junction ? to ? case (drain) r jc 4.1 c/w junction ? to ? tab (drain) r jc ? tab 3.5 junction ? to ? ambient ? steady state (note 3) r ja 77 junction ? to ? ambient ? steady state (note 4) r ja 118 3. surface ? mounted on fr4 board using 1 sq ? in pad, 1 oz cu. 4. surface ? mounted on fr4 board using the minimum recommended pad size. electrical characteristics (t j = 25 c unless otherwise specified) parameter symbol test condition min typ max unit off characteristics drain ? to ? source breakdown voltage v (br)dss v gs = 0 v, i d = 250 a 30 v drain ? to ? source breakdown voltage temperature coefficient v (br)dss / t j 25 mv/ c zero gate voltage drain current i dss v gs = 0 v, v ds = 24 v t j = 25 c 1.0 a t j = 125 c 10 gate ? to ? source leakage current i gss v ds = 0 v, v gs = 20 v 100 na on characteristics (note 5) gate threshold voltage v gs(th) v gs = v ds , i d = 250 a 1.45 2.5 v negative threshold temperature coefficient v gs(th) /t j 5 mv/ c drain ? to ? source on resistance r ds(on) v gs = 10 v i d = 30 a 8.2 9.6 m i d = 15 a 8.2 v gs = 4.5 v i d = 30 a 13.6 16 i d = 15 a 13.6 forward transconductance g fs v ds = 1.5 v, i d = 30 a 40 s charges, capacitances and gate resistance input capacitance c iss v gs = 0 v, f = 1.0 mhz, v ds = 12 v 1035 pf output capacitance c oss 220 reverse transfer capacitance c rss 115 total gate charge q g(tot) v gs = 4.5 v, v ds = 15 v, i d = 30 a 8.1 nc threshold gate charge q g(th) 1.2 gate ? to ? source charge q gs 3.5 gate ? to ? drain charge q gd 3.5 total gate charge q g(tot) v gs = 10 v, v ds = 15 v, i d = 30 a 16.2 nc switching characteristics (note 6) turn ? on delay time t d(on) v gs = 4.5 v, v ds = 15 v, i d = 15 a, r g = 3.0 12 ns rise time t r 20 turn ? off delay time t d(off) 14 fall time t f 3 5. pulse test: pulse width 300 s, duty cycle 2%. 6. switching characteristics are independent of operating junction temperatures. 7. assume terminal length of 110 mils.
ntd4963n http://onsemi.com 3 electrical characteristics (t j = 25 c unless otherwise specified) parameter unit max typ min test condition symbol switching characteristics (note 6) turn ? on delay time t d(on) v gs = 11.5 v, v ds = 15 v, i d = 15 a, r g = 3.0 7.0 ns rise time t r 17 turn ? off delay time t d(off) 20 fall time t f 2 drain ? source diode characteristics forward diode voltage v sd v gs = 0 v, i s = 30 a t j = 25 c 0.96 1.2 v t j = 125 c 0.83 reverse recovery time t rr v gs = 0 v, dis/dt = 100 a/ s, i s = 30 a 17 ns charge time t a 9 discharge time t b 8 reverse recovery charge q rr 6 nc package parasitic values source inductance (note 7) l s t a = 25 c 2.49 nh drain inductance, dpak l d 0.0164 drain inductance, ipak (note 7) l d 1.88 gate inductance (note 7) l g 3.46 gate resistance r g 1.0 5. pulse test: pulse width 300 s, duty cycle 2%. 6. switching characteristics are independent of operating junction temperatures. 7. assume terminal length of 110 mils. ordering information device package shipping ? NTD4963NT4G dpak (pb ? free) 2500 / tape & reel ntd4963n ? 1g ipak (pb ? free) 75 units / rail ntd4963n ? 35g ipak trimmed lead (pb ? free) 75 units / rail ?for information on tape and reel specifications, including part orientation and tape sizes, please refer to our tape and reel packaging specifications brochure, brd8011/d.
ntd4963n http://onsemi.com 4 typical performance curves 4.6 v thru 10 v 2.8 v 3.2 v 50 0e+00 30 1.0 10 10,000 02 1 v ds , drain ? to ? source voltage (v) i d , drain current (a) 0 v gs , gate ? to ? source voltage (v) figure 1. on ? region characteristics figure 2. transfer characteristics i d , drain current (a) 5e ? 03 4 figure 3. on ? resistance vs. gate ? to ? source voltage v gs , gate ? to ? source voltage (v) figure 4. on ? resistance vs. drain current and gate voltage i d , drain current (a) r ds(on) , drain ? to ? source resistance ( ) r ds(on) , drain ? to ? source resistance ( ) figure 5. on ? resistance variation with temperature t j , junction temperature ( c) figure 6. drain ? to ? source leakage current vs. voltage v ds , drain ? to ? source voltage (v) r ds(on) , drain ? to ? source resistance (normalized) i dss , leakage (na) ? 50 25 0 ? 25 50 75 23 15 10 30 3 v ds = 10 v t j = 25 c t j = ? 55 c t j = 125 c v gs = 4.5 v 125 i d = 30 a v gs = 10 v 0 4 5.5 t j = 25 c 20 v gs = 4.4 v 1.8 0.1 41 615 5e ? 03 3.4 v 3.6 v 3.8 v 10 60 60 i d = 30 a t j = 25 c 8 v gs = 10 v 100 t j = 25 c 10 5 1.5 10 20e ? 03 25 20 50 20 50 7e ? 03 1.1e ? 02 35 45 0.6 150 1,000 5 1.2 v gs = 0 v t j = 150 c t j = 125 c t j = 25 c 0.8 1.4 1.6 20 40 25 10e ? 03 15e ? 03 579 3 2.5 3.5 4.5 10 30 40 30 40 100 1 9e ? 03 1.3e ? 02 1.5e ? 02 1.7e ? 02 1.9e ? 02 6e ? 03 8e ? 03 1.2e ? 02 1.0e ? 02 1.4e ? 02 1.6e ? 02 1.8e ? 02 2e ? 02 5 4.0 v 4.2 v
ntd4963n http://onsemi.com 5 typical performance curves v gs = 30 v single pulse t c = 25 c 015 v ds , drain ? to ? source voltage (v) c, capacitance (pf) figure 7. capacitance variation 0 5 t j = 25 c c oss c rss c iss figure 8. gate ? to ? source and drain ? to ? source voltage vs. total charge 0 4 0 q g , total gate charge (nc) 2 8 8 i d = 30 a t j = 25 c v dd = 15 v v gs = 30 a q t 10 0 v sd , source ? to ? drain voltage (v) i s , source current (a) figure 9. resistive switching time variation vs. gate resistance r g , gate resistance ( ) 1 10 100 1000 t, time (ns) v gs = 0 v figure 10. diode forward voltage vs. current 100 0.5 0.6 5 10 15 1 0.8 1.0 20 30 25 t j = 25 c figure 11. maximum rated forward biased safe operating area 0.1 1 v ds , drain ? to ? source voltage (v) 1000 i d , drain current (a) 10 10 20 1 100 0 25 t j , starting junction temperature ( c) i d = 26 a figure 12. maximum avalanche energy vs. starting junction temperature 50 75 5 20 30 100 125 e as , single pulse drain ? to ? source avalanche energy (mj) 150 200 10 30 1200 800 600 400 0.4 v gs , gate ? to ? source voltage (v) 6 4 26 16 14 12 q gs 1000 v gs = 0 v q gd 0.01 0.1 15 25 35 rds(on) limit thermal limit package limit 10 s 100 s 1 ms 10 ms dc 0.7 0.9 10 v dd = 15 v i d = 15 a v gs = 11.5 v t d(off) t d(on) t f t r 1 10 3 5 7 9 10 25 100 18
ntd4963n http://onsemi.com 6 package dimensions style 2: pin 1. gate 2. drain 3. source 4. drain dpak (single gauge) case 369aa ? 01 issue a d a b r v s f l 2 pl m 0.13 (0.005) t e c u j ? t ? seating plane z dim min max min max millimeters inches a 0.235 0.245 5.97 6.22 b 0.250 0.265 6.35 6.73 c 0.086 0.094 2.19 2.38 d 0.025 0.035 0.63 0.89 e 0.018 0.024 0.46 0.61 f 0.030 0.045 0.77 1.14 j 0.018 0.023 0.46 0.58 l 0.090 bsc 2.29 bsc r 0.180 0.215 4.57 5.45 s 0.024 0.040 0.60 1.01 u 0.020 ??? 0.51 ??? v 0.035 0.050 0.89 1.27 z 0.155 ??? 3.93 ??? notes: 1. dimensioning and tolerancing per ansi y14.5m, 1982. 2. controlling dimension: inch. 123 4 h 0.386 0.410 9.80 10.40 h 5.80 0.228 2.58 0.101 1.6 0.063 6.20 0.244 3.0 0.118 6.172 0.243 mm inches scale 3:1 *for additional information on our pb ? free strategy and soldering details, please download the on semiconductor soldering and mounting techniques reference manual, solderrm/d. soldering footprint*
ntd4963n http://onsemi.com 7 package dimensions 3 ipak, straight lead case 369ac ? 01 issue o d a k b r v f g 3 pl e c j h dim min max min max millimeters inches a 0.235 0.245 5.97 6.22 b 0.250 0.265 6.35 6.73 c 0.086 0.094 2.19 2.38 d 0.027 0.035 0.69 0.88 e 0.018 0.023 0.46 0.58 f 0.037 0.043 0.94 1.09 g 0.090 bsc 2.29 bsc h 0.034 0.040 0.87 1.01 j 0.018 0.023 0.46 0.58 k 0.134 0.142 3.40 3.60 r 0.180 0.215 4.57 5.46 v 0.035 0.050 0.89 1.27 w 0.000 0.010 0.000 0.25 notes: 1.. dimensioning and tolerancing per ansi y14.5m, 1982. 2.. controlling dimension: inch. 3. seating plane is on top of dambar position. 4. dimension a does not include dambar position or mold gate. w seating plane 0.13 (0.005) w style 2: pin 1. gate 2. drain 3. source 4. drain 123 4 v s a k ? t ? seating plane r b f g d 3 pl m 0.13 (0.005) t c e j h dim min max min max millimeters inches a 0.235 0.245 5.97 6.35 b 0.250 0.265 6.35 6.73 c 0.086 0.094 2.19 2.38 d 0.027 0.035 0.69 0.88 e 0.018 0.023 0.46 0.58 f 0.037 0.045 0.94 1.14 g 0.090 bsc 2.29 bsc h 0.034 0.040 0.87 1.01 j 0.018 0.023 0.46 0.58 k 0.350 0.380 8.89 9.65 r 0.180 0.215 4.45 5.45 s 0.025 0.040 0.63 1.01 v 0.035 0.050 0.89 1.27 notes: 1. dimensioning and tolerancing per ansi y14.5m, 1982. 2. controlling dimension: inch. z z 0.155 ??? 3.93 ??? ipak (straight lead dpak) case 369d ? 01 issue b on semiconductor and are registered trademarks of semiconductor components industries, llc (scillc). scillc reserves the right to mak e changes without further notice to any products herein. scillc makes no warranty, representation or guarantee regarding the suitability of its products for an y particular purpose, nor does scillc assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including wi thout limitation special, consequential or incidental damages. ?typical? parameters which may be provided in scillc data sheets and/or specifications can and do vary in different application s and actual performance may vary over time. all operating parameters, including ?typicals? must be validated for each customer application by customer?s technical experts. scillc does not convey any license under its patent rights nor the rights of others. scillc products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the scillc product could create a sit uation where personal injury or death may occur. should buyer purchase or use scillc products for any such unintended or unauthorized application, buyer shall indemnify and hold scillc and its of ficers, employees, subsidiaries, af filiates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, direct ly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that scillc was negligent regarding the design or manufacture of the part. scillc is an equal opportunity/affirmative action employer. this literature is subject to all applicable copyright laws and is not for resale in any manner. publication ordering information n. american technical support : 800 ? 282 ? 9855 toll free usa/canada europe, middle east and africa technical support: phone: 421 33 790 2910 japan customer focus center phone: 81 ? 3 ? 5773 ? 3850 ntd4963n/d literature fulfillment : literature distribution center for on semiconductor p.o. box 5163, denver, colorado 80217 usa phone : 303 ? 675 ? 2175 or 800 ? 344 ? 3860 toll free usa/canada fax : 303 ? 675 ? 2176 or 800 ? 344 ? 3867 toll free usa/canada email : orderlit@onsemi.com on semiconductor website : www.onsemi.com order literature : http://www.onsemi.com/orderlit for additional information, please contact your local sales representative
|
